

# Vectorizing Nonlinear Functions with the RISC-V Vector ISA

September 5, 2023 • Portland, OR Eric Bavier, Nick Knight, **Hugues de Lassus** and Eric Love



## **Introduction and Contributions**

AI/ML/HPC are data- and compute-intensive

#### Data parallelism in numerical methods

Nonlinear mathematical functions (exp, log, erf...) often invoked many times on independent data.

- Scientific simulation
- Data analytics
- Machine learning

Vector Math Library: numerical methods selected for efficient mapping to vector hardware

 Navigate tradeoffs differently: e.g., may avoid control-flow divergence at cost of more arithmetic.

#### **Contributions**

- Ported SLEEF, an open-source vector math library, to the RISC-V Vector ISA (RVV).
- Described key RVV features to optimize code for nonlinear functions on SiFive X280:
  - Dynamic vector length
  - Register grouping
  - Vector-scalar instructions
  - Broadcasting with zero-strided loads
  - Mixed-width arithmetic instructions
- Demonstrated FP32 performance benefits of optimized code against SLEEF and Newlib at <1 ulp maximum error.</li>



#### In this talk

- Short introduction to RISC-V and its Vector Extension
- Overview of SiFive's X280 processor
- Case-study I: polynomial evaluation
- Case-study II: Cody-Waite range reduction
- Accuracy and Performance Evaluation
- Perspectives

### **RISC-V Instruction Set Architecture**

A modular, extensible, open standard ISA

- Started c. 2010, the fifth generation of reduced instruction set computing (RISC) research projects at UC-Berkeley.
- RISC-V International, a Swiss nonprofit, owns and maintains the specs.
- No restrictions on use of the ISA for development of hardware or software.
- RISC-V Vector extension (RVV) ratified in November 2021.



#### **Programming model**



- Scalable vector register length (VLEN): 128b to 64kib.
- Vector registers can be dynamically regrouped into longer logical registers (LMUL = length multiplier).
- Dynamic vector length (vl) simplifies loop stripmining.

SiFive



#### SiFive's X280 Processor

Dual-Issue In-Order Scalar Pipeline with Loosely-Coupled Vector Unit

- Main focus of our tuning
- RV64GCV, Zfh, Zvfh, and more
- Vector & scalar pipelines share common memory system
- Vector execution
   happens after scalar
   commit
- Three vector pipelines:
  - Load, store, ALU
  - Operate

independently





## **Case Study I: Polynomial Evaluation**

Splatting Coefficient Operands

• Polynomials at core of nonlinear functions:

 $P(x) = c_n x^n + c_{n-1} x^{n-1} + \dots + c_0$ 

- Many ways to evaluate:
  - Estrin's Scheme increases parallelism
  - Horner's Scheme minimizes # operations
- Inductively computes P<sub>0</sub> as

 $P_n = c_n$  ;  $P_i = c_i + xP_{i+1}$  ;  $P_0 = P(x)$ 

• Form chain of dependent fused mul-adds:

 $P_{n-1} = FMA(x, P_n, c_n)$   $P_{n-2} = FMA(x, P_{n-1}, c_{n-1})$   $\dots$ Each 1 instruction

Vector Values

Scalar Value

- Problem: no RVV FMA with scalar addend
- Consider three possible solutions...

Option 1: Scalar→Vector Move

vfmv.v.f v12, f0 # v12[i] = c0 vfmadd.vv v8, v4, v12 # P(x)\*x + c0

Both occupy 1 vector ALU on X280 (1/2 throughput)

#### Option 2: Hoist Moves out of Loop:

vfmv.v.f	v12,	f0	# v12[i] = c0	
vfmv.v.f	v16,	f1	# v16[i] = c1	
•••				

stripmine\_loop:

vfmadd.vv v8, v4, v12 # P(x)\*x + c0 vfmadd.vv v8, v4, v16 # P(x)\*x + c1

*Too much register pressure for high degree* 

Option 3: Splat from Mem. w/ 0-Stride Load:

vlse32 v12, (t0), zero
vfmadd.vv v8, v4, v12 # P(x)\*x + c0

Load and FMA use sep. pipes in parallel



## **Case Study I: Polynomial Evaluation**

Choosing a Vector Length Multiplier (LMUL)

• Now splat+FMA operate in parallel:

vlse32 v12, (t0), zero vfmadd.vv v8, v4, v12 # P(x)\*x + c0 vlse32 v16, (t1), zero vfmadd.vv v8, v4, v16 # P(x)\*x + c1 ...

- But: each FMA depends on prior's result
  - can't enter pipeline until prior's 1st beat exits
  - ⇒ 6 stall cycles / term @ LMUL=1
- How to fix:
  - Unroll stripmine loop, interleave iterations... or
  - Increase LMUL to  $4 \Rightarrow 8$  beats / instruction

(LMUL \* VLEN / DLEN) >= Pipeline Depth *Hides Latency* 



Vector ALU Datapath



## **Case Study I: Polynomial Evaluation**

#### Alternative Design Choices

- Might make different choices on other platforms
- If more than 1 ALU, would want to:
  - Unroll & interleave stripmine iterations
  - Replace Horner with Estrin or "Higher-Order Horner" (accuracy consequences)
- If cheap scalar→vector splat:
  - From micro-arch. tricks
  - Or from 2nd non-FMA ALU
  - Prefer vfmv.v.f (1) to other methods
- If no simultaneous LD+FMA: prefer "hoisting" (2)
- If OoO execution: probably still keep LMUL≥4!
  - Good for energy reasons

#### Option 1: Scalar→Vector Move

vfmv.v.f	v12,	, f0		#	v12[i]	=	сØ
vfmadd.vv	v8,	v4,	v12	#	P(x)*x	+	сØ

/fmv.v.f /fmv.v.f	v12, v16,	f0 f1	7	# v12 # v16	2[i 5[i	i] = i] =	= c0 = c1		
stripmine vfma vfma	_loop dd.vv dd.vv	: v8, v8,	v4, v4,	v12 v16	# #	P() P()	x)*x x)*x	+ +	с0 с1

Option 3: Splat from Mem. w/ 0-Stride Load: vlse32 v12, (t0), zero vfmadd.vv v8, v4, v12 # P(x)\*x + c0



## **Case Study II: Range Reduction**

Using mixed-width arithmetic for Cody-Waite range reduction

- r = x zC reduction in FP32 precision
  - scalar float constants  $f0+f1+f2 \sim -C$
- Use RVV vector-scalar FMA to accumulate first term: vsetvli s0, a1, e32, m4 vfmacc.vf v4, f0, v8 # x+z\*f0
- Use vector-scalar widening multiply for second term:
   vfwmul.vf v16,v8,f1 # z\*f1 (f64)
- Accumulate intermediates with mixed-width addition:
   vfwadd.wv v16,v16,v4 # x+z\*f0+z\*f1 (f64)
- Accumulate last term with widening vector-scalar FMA:
   vfwmacc.vf v16, f2, v8 # ...+z\*f2 (f64)
- Continue on with double-precision reduced argument! vsetvli zero, zero, e64, m8



## **SiFive Kernel Library**

Basically a vectorized C17 <math.h>

- IEEE-754 FP16, FP32, FP64 precisions
- Target accuracy: < 1 ulp (RNE only)</li>
- Trigonometric functions
- Hyperbolic functions
- Exponential and logarithmic functions
- Power and absolute-value functions
- Error functions
- Nearest integer functions
- Remainder functions
- Manipulation functions
- etc.













### **Accuracy evaluation**

Comparing apples to apples

- Exhaustive testing whenever reasonable (FP16 and univariate FP32)
- Pseudo-random testing otherwise
- Uncovered accuracy issues in SLEEF routines



FP32 accuracy measurements



### **Accuracy evaluation**

Comparing apples to apples

- Exhaustive testing ٠ whenever reasonable (FP16 and univariate FP32)
- Pseudo-random ٠ testing otherwise
- Uncovered accuracy ٠ issues in SLEEF routines



FP64 accuracy measurements

Sleef SiFive



### **Accuracy evaluation**

Comparing apples to apples

- Exhaustive testing whenever reasonable (FP16 and univariate FP32)
- Pseudo-random testing otherwise
- Uncovered accuracy issues in SLEEF routines





FP32

Geomean of 18.9x
 speedup vs Scalar
 SLEEF

~11x speedup over
 Scalar Newlib





Reciprocal throughput speedup over Scalar Sleef



FP64

Reciprocal throughput speedup over Scalar Sleef

- Geomean of 8.9x
   speedup over
   Scalar SLEEF
- ~6x speedup over
   Scalar Newlib
- ~2x speedup over RVV-vectorized
   SLEEF



Scalar Newlib RVV Sleef RVV SiFive



#### FP16

Reciprocal throughput speedup over RVV SiFive FP32



#### 16



- Our RVV implementations incorporated into SiFive Kernel Library
  - Currently proprietary, but planned to be open-sourced.
- SLEEF RVV port PR'ed to upstream code repository
  - https://github.com/sifive/sifive-sleef/tree/add-riscv-v-support
  - Accuracy issues reported to upstream project
- Key application: autovectorization
  - Compiler fuses independent scalar libm calls into a vector libcall
  - SiFive intern Hannah Leung (UIUC) gave proof-of-concept using LLVM's TargetLibraryInfo
- Related work (see paper for more references):
  - CORE-MATH (correct rounding) <u>https://core-math.gitlabpages.inria.fr</u>
- Future work:
  - Finish coverage of C/C++ math library at current accuracy
  - Reduced accuracy implementations (esp. for machine learning)
  - Help design future RISC-V ISA extensions



## SiFive Thank you

#### SIFIVE.COM

©2023 SiFive, Inc. All rights reserved. All trademarks referenced herein belong to their respective companies. This presentation is intended for informational purposes only and does not form any type of warranty.

Certain information in this presentation may outline SiFive's general product direction. The presentation shall not serve to amend or affect the rights or obligations of SiFive or its licensees under any license or service agreement or documentation relating to any SiFive product. The development, release, and timing of any products, features, and functionality remains at SiFive's sole discretion.

#### **Additional Slides**







Reciprocal throughput speedup over Scalar Sleef



#### **Accuracy Evaluation**



