

# A multiplier-free RNS-based CNN accelerator exploiting bit-level sparsity

V. Sakellariou<sup>1</sup>, V. Paliouras<sup>2</sup>, I. Kouretas<sup>2</sup>, H. Saleh<sup>1</sup>,  
T. Stouraitis<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering and Computer Science  
Khalifa University

<sup>2</sup>Department of Electrical and Computer Engineering  
University of Patras

30th IEEE International Symposium on Computer Arithmetic,  
Portland, Oregon, USA. September 4-6, 2023.



# Table of Contents

- 1 Introduction
- 2 Proposed PE (exploiting bit-level sparsity)
- 3 Overall CNN Architecture
- 4 Results

# Presentation Outline

- 1 Introduction
- 2 Proposed PE (exploiting bit-level sparsity)
- 3 Overall CNN Architecture
- 4 Results

# RNS Basics

- In RNS, integers are represented by their residues with respect to a modulus set:  $\mathcal{B} = \{m_1, m_2, \dots, m_K\}$

# RNS Basics

- In RNS, integers are represented by their residues with respect to a modulus set:  $\mathcal{B} = \{m_1, m_2, \dots, m_K\}$

$$X \mapsto (x_1, x_2, \dots, x_K), \quad x_i = \langle X \rangle_{m_i} \quad (1)$$

- Multiplication and addition are done independently and in parallel in each channel

$$a \oplus b = (\langle a_1 \oplus b_1 \rangle_{m_1}, \langle a_2 \oplus b_2 \rangle_{m_2}, \dots, \langle a_N \oplus b_N \rangle_{m_K})$$

# RNS Basics

- In RNS, integers are represented by their residues with respect to a modulus set:  $\mathcal{B} = \{m_1, m_2, \dots, m_K\}$

$$X \mapsto (x_1, x_2, \dots, x_K), \quad x_i = \langle X \rangle_{m_i} \quad (1)$$

- Multiplication and addition are done independently and in parallel in each channel

$$a \oplus b = (\langle a_1 \oplus b_1 \rangle_{m_1}, \langle a_2 \oplus b_2 \rangle_{m_2}, \dots, \langle a_N \oplus b_N \rangle_{m_K})$$

- Large number computations are decomposed into smaller
- Smaller critical path  $\rightarrow$  higher frequencies or reduced power dissipation
- Efficient implementation of MAC  $\rightarrow$  good candidate for use in CNNs

# RNS Basics


- In RNS, integers are represented by their residues with respect to a modulus set:  $\mathcal{B} = \{m_1, m_2, \dots, m_K\}$

$$X \mapsto (x_1, x_2, \dots, x_K), \quad x_i = \langle X \rangle_{m_i} \quad (1)$$

- Multiplication and addition are done independently and in parallel in each channel

$$a \oplus b = (\langle a_1 \oplus b_1 \rangle_{m_1}, \langle a_2 \oplus b_2 \rangle_{m_2}, \dots, \langle a_N \oplus b_N \rangle_{m_K})$$

- Large number computations are decomposed into smaller
- Smaller critical path  $\rightarrow$  higher frequencies or reduced power dissipation
- Efficient implementation of MAC  $\rightarrow$  good candidate for use in CNNs



# Motivation: Multiplier-free PE




Figure: Modulo-7 Convolution



# Motivation: Multiplier-free PE




Figure: Modulo-7 Convolution




Figure: Direct implementation is the Multiplier-free (MF) PE  $\rightarrow$  1  $\log_2 C$ -bit adder and  $C$  registers

# Motivation: Multiplier-free PE




Figure: Modulo-7 Convolution




Figure: Direct implementation is the Multiplier-free (MF) PE  $\rightarrow$  1  $\log_2 C$ -bit adder and  $C$  registers

Use many small word-length RNS channels

- small set of uniformly distributed weights
- increased number of common factors
- perform the additions first and then multiplications

# Motivation: Multiplier-free PE




Figure: Modulo-7 Convolution




Figure: Direct implementation is the Multiplier-free (MF) PE →  $1 \log_2 C$ -bit adder and  $C$  registers

Use many small word-length RNS channels

- small set of uniformly distributed weights
- increased number of common factors
- perform the additions first and then multiplications
- trivial/fixed operand mult. → simplified implementation

# Motivation: Multiplier-free Distributed PE





Figure: Distributed Multiplier-free (MF-D) PE  $\rightarrow$   $\log_2 C$  adders and  $\log_2 C$  registers.

# Motivation: Multiplier-free Distributed PE




## Examples

$W = 5 = 101 \rightarrow$

Fmap is added to  $Y_0, Y_2$

Figure: Distributed Multiplier-free (MF-D) PE  $\rightarrow$   $\log_2 C$  adders and  $\log_2 C$  registers.

# Motivation: Multiplier-free Distributed PE



## Examples

$W = 5 = 101 \rightarrow$   
Fmap is added to  $Y_0, Y_2$

Figure: Distributed Multiplier-free (MF-D)  
PE  $\rightarrow$   $\log_2 C$  adders and  $\log_2 C$  registers.


## Problem

**Under-utilization** of adders in case of 0's  
Throughput: **1 Input / cycle**

# Presentation Outline

- 1 Introduction
- 2 Proposed PE (exploiting bit-level sparsity)
- 3 Overall CNN Architecture
- 4 Results

# Increasing effective throughput



- To avoid under-utilization, **load two inputs per cycle**


## Examples

$W1 = 100, W2 = 010 \rightarrow$

Fmap1 is added to  $Y_2$ , Fmap2 is added to  $Y_1$



# Increasing effective throughput



- To avoid under-utilization, **load two inputs per cycle**
- Conflict if two 1's in the same digital position

## Examples

W1 = 100, W2=010 →  
Fmap1 is added to Y2, Fmap2 is added to Y1





Figure:  $P_c$  of an MF-D PE channel for various  $sp$  vs  $l$ .

$$sp = \frac{\text{num. of zero weights}}{\text{total num. of weights}}$$

- Conflict probability  $P_c$  quickly increase as channel word-length  $l$  increases

# Stack-based distributed PE (MF-D-S PE)


- Use a stack-like storage element to store conflicted inputs and **minimize stalls**



**Figure:** MF-D-S PE . The PE receives two FMAs  $F_0^{(k)}$ ,  $F_1^{(k)}$ , one select signal ( $sel$ ) for each of the adders and a write-enable signal for each of the stacks.

# Stack-based distributed PE (MF-D-S PE)


- Use a stack-like storage element to store conflicted inputs and **minimize stalls**
- In case of 2 '0's, adders **process previously conflicted inputs**



**Figure:** MF-D-S PE . The PE receives two FMAPs  $F_0^{(k)}$ ,  $F_1^{(k)}$ , one select signal ( $sel$ ) for each of the adders and a write-enable signal for each of the stacks.

# Stack-based distributed PE (MF-D-S PE)


- Use a stack-like storage element to store conflicted inputs and **minimize stalls**
- In case of 2 '0's, adders **process previously conflicted inputs**
- Higher sparsity translates into higher throughput



**Figure:** MF-D-S PE . The PE receives two FMAPs  $F_0^{(k)}$ ,  $F_1^{(k)}$ , one select signal ( $sel$ ) for each of the adders and a write-enable signal for each of the stacks.

# Stack-based distributed PE (MF-D-S PE)

- Use a stack-like storage element to store conflicted inputs and **minimize stalls**
- In case of 2 '0's, adders **process previously conflicted inputs**
- Higher sparsity translates into higher throughput
- Channel size also affects  $P_C$  → RNS is naturally more suitable representation: lower stall probability and less hardware resources



**Figure:** MF-D-S PE . The PE receives two FMAPs  $F_0^{(k)}$ ,  $F_1^{(k)}$ , one select signal ( $sel$ ) for each of the adders and a write-enable signal for each of the stacks.


# Stack-based distributed PE (MF-D-S PE)

## Stack-based distributed PE (MF-D-S PE)

- Model as Markov chain to calculate probability of stalls  $P_c$
- State represents num. of elements in stack

# Stack-based distributed PE (MF-D-S PE)


- Model as Markov chain to calculate probability of stalls  $P_c$
- State represents num. of elements in stack





# Stack-based distributed PE (MF-D-S PE)


- Model as Markov chain to calculate probability of stalls  $P_c$
- State represents num. of elements in stack



- $\mathbf{N} = \sum_{k=0}^{\infty} \mathbf{Q}^k = (\mathbf{I} - \mathbf{Q})^{-1}$ ,  
where  $\mathbf{Q}$  is the transition matrix
- stalls  $N_s = \frac{(S+1)N}{T_a}$ ,  $T_a = \mathbf{N}\mathbf{1}$
- throughput  $T = \frac{2N}{N+N_s}$



# Stack-based distributed PE (MF-D-S PE)

- Model as Markov chain to calculate probability of stalls  $P_c$
- State represents num. of elements in stack




- $\mathbf{N} = \sum_{k=0}^{\infty} \mathbf{Q}^k = (\mathbf{I} - \mathbf{Q})^{-1}$ , where  $\mathbf{Q}$  is the transition matrix
- stalls  $N_s = \frac{(S+1)\mathbf{N}}{T_a}$ ,  $T_a = \mathbf{N}\mathbf{1}$
- throughput  $T = \frac{2N}{N+N_s}$

- $P_c$  and thus throughput depend on channel size  $l$ , sparsity  $sp$  and stack size  $S$ .




# Stack-based distributed PE (MF-D-S PE)

- Model as Markov chain to calculate probability of stalls  $P_c$
- State represents num. of elements in stack



- $\mathbf{N} = \sum_{k=0}^{\infty} \mathbf{Q}^k = (\mathbf{I} - \mathbf{Q})^{-1}$ , where  $\mathbf{Q}$  is the transition matrix
- stalls  $N_s = \frac{(S+1)\mathbf{N}}{T_a}$ ,  $T_a = \mathbf{N}\mathbf{1}$
- throughput  $T = \frac{2N}{N+N_s}$

- $P_c$  and thus throughput depend on channel size  $l$ , sparsity  $sp$  and stack size  $S$ .



## Examples

For a 5-bit channel with  $sp = 0$ :  
 $T = 1.12$  (MF-D)  $\rightarrow$   
 $T = 1.32$  (MF-D-S,  $S=1$ )

## CSD encoding for reduced chance of stalls

- $P_c$  depends on the distribution of '1's and '0's in the input weight vector.

## CSD encoding for reduced chance of stalls

- $P_c$  depends on the distribution of '1's and '0's in the input weight vector.
- An encoding that reduces the probability of conflicts (two '1's at the same position) would increase its throughput.

## CSD encoding for reduced chance of stalls

- $P_c$  depends on the distribution of '1's and '0's in the input weight vector.
- An encoding that reduces the probability of conflicts (two '1's at the same position) would increase its throughput.
- The number of the non-zero elements of the weight representation can be minimized through the use of Canonical Signed Digit (CSD).

## CSD encoding for reduced chance of stalls

- $P_c$  depends on the distribution of '1's and '0's in the input weight vector.
- An encoding that reduces the probability of conflicts (two '1's at the same position) would increase its throughput.
- The number of the non-zero elements of the weight representation can be minimized through the use of Canonical Signed Digit (CSD).
- In CSD, the value of each digit can be either 0, 1, or -1

## CSD encoding for reduced chance of stalls

- $P_c$  depends on the distribution of '1's and '0's in the input weight vector.
- An encoding that reduces the probability of conflicts (two '1's at the same position) would increase its throughput.
- The number of the non-zero elements of the weight representation can be minimized through the use of Canonical Signed Digit (CSD).
- In CSD, the value of each digit can be either 0, 1, or -1
- Overhead: XOR gates needed to support subtractions


### Examples

01110 → 1 0 0 (-1) 0

01101 → 0 1 1 0 1 stall is avoided



# CSD encoding for reduced chance of stalls



**Figure:** Conflict probability  $P_c$  of an MF-D PE channel for various sparsity levels  $sp$  and word lengths  $l$ . Blue color denotes binary encoding while red denotes CSD encoding.

## Optimal encoding of pairs of weights

- CSD doesn't consider relative digit positions in weight pairs

## Optimal encoding of pairs of weights

- CSD doesn't consider relative digit positions in weight pairs
- Jointly encode pairs of weights to minimize conflicts/stalls

$T(W)$  denotes the position of the trailing non-zero digit of  $W$

## Optimal encoding of pairs of weights

- CSD doesn't consider relative digit positions in weight pairs
- Jointly encode pairs of weights to minimize conflicts/stalls

$T(W)$  denotes the position of the trailing non-zero digit of  $W$

### Lemma

*A signed-digit encoding (not necessarily canonical)*

$E(W_a, W_b) : (W_a, W_b) \mapsto (\hat{W}_a, \hat{W}_b)$ , such that  $C(\hat{W}_a, \hat{W}_b) = 0$ ,  
for two non-zero weights, exists, if and only if:

$$T(W_a) \neq T(W_b). \quad (2)$$

## Optimal encoding of pairs of weights

- CSD doesn't consider relative digit positions in weight pairs
- Jointly encode pairs of weights to minimize conflicts/stalls

$T(W)$  denotes the position of the trailing non-zero digit of  $W$

### Lemma

*A signed-digit encoding (not necessarily canonical)*

$E(W_a, W_b) : (W_a, W_b) \mapsto (\hat{W}_a, \hat{W}_b)$ , such that  $C(\hat{W}_a, \hat{W}_b) = 0$ ,  
for two non-zero weights, exists, if and only if:

$$T(W_a) \neq T(W_b). \quad (2)$$

### Lemma

*The probability  $P_c$  that no zero-conflict encoding for two weights  $W_a, W_b$  exists, i.e.,  $T(W_a) = T(W_b)$ , is given by*

$$P_c = \frac{1}{3} - \frac{1}{3 \cdot 4^n}. \quad (3)$$

## Encoder scheme comparison

**Table:** Probability of a conflict  $P_c$  for  $\text{mod } 2^n$ ,  $\text{mod}(2^n - 1)$  and  $\text{mod}(2^n + 1)$  and channel sizes  $n = 4$  and  $n = 5$

$n$	$\text{mod } 2^n$					$\text{mod } (2^n - 1)$					$\text{mod } (2^n + 1)^\ddagger$				
	no enc	CSD	CSD/bin	combined	Opt.	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>†</sup>	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>†</sup>
4	0.683	0.457	0.425	0.425	0.332	0.648	0.515	0.462	0.328	0.328	0.605	0.439	0.401	0.335	0.308
5	0.762	0.516	0.476	0.476	0.333	0.749	0.578	0.521	0.413	0.339	0.717	0.529	0.482	0.413	0.327

no enc: both weights in binary

CSD: independent CSD encoding of weights

<sup>†</sup>: no re-encoding after EAC Opt.: Optimal

CSD/bin:  $a$ , CSD;  $b$ , either binary or CSD

combined:  $a$ , CSD,  $b$ , binary,  $b_{\text{CSD}}$ , or  $b'_{\text{CSD}}$

<sup>‡</sup>: diminished-1 representation

## Encoder scheme comparison

**Table:** Probability of a conflict  $P_c$  for  $\text{mod } 2^n$ ,  $\text{mod}(2^n - 1)$  and  $\text{mod}(2^n + 1)$  and channel sizes  $n = 4$  and  $n = 5$

$n$	$\text{mod } 2^n$					$\text{mod } (2^n - 1)$					$\text{mod } (2^n + 1)^\ddagger$				
	no enc	CSD	CSD/bin	combined	Opt.	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>†</sup>	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>†</sup>
4	0.683	0.457	0.425	0.425	0.332	0.648	0.515	0.462	0.328	0.328	0.605	0.439	0.401	0.335	0.308
5	0.762	0.516	0.476	0.476	0.333	0.749	0.578	0.521	0.413	0.339	0.717	0.529	0.482	0.413	0.327

no enc: both weights in binary      CSD: independent CSD encoding of weights      <sup>†</sup>: no re-encoding after EAC      Opt.: Optimal  
 CSD/bin:  $a$ , CSD;  $b$ , either binary or CSD      combined:  $a$ , CSD,  $b$ , binary,  $b_{\text{CSD}}$ , or  $b'_{\text{CSD}}$       <sup>‡</sup>: diminished-1 representation

**Table:** Speedup ( $\times$ ) for a mod-32 channel vs stack size  $S$  and  $sp$

$sp$	$S = 0$			$S = 1$			$S = 2$	$ZS^\ddagger$
	Bin.	CSD	Opt.	Bin.	CSD	Opt.	Bin.	
0	1.13	1.32	1.50	1.32	1.65	<b>1.74</b>	1.37	1
0.1	1.23	1.43	1.57	1.43	1.75	<b>1.84</b>	1.53	1.11
0.2	1.34	1.52	1.64	1.55	1.83	<b>1.91</b>	1.72	1.25
0.3	1.45	1.61	1.71	1.68	1.89	<b>1.95</b>	1.85	1.42
0.4	1.57	1.70	1.78	1.79	1.94	<b>1.98</b>	1.94	1.66
0.5	1.67	1.78	1.84	1.89	1.97	<b>1.99</b>	1.98	2

<sup>‡</sup>: Zero skipping

## Encoder scheme comparison

**Table:** Probability of a conflict  $P_c$  for  $\text{mod } 2^n$ ,  $\text{mod}(2^n - 1)$  and  $\text{mod}(2^n + 1)$  and channel sizes  $n = 4$  and  $n = 5$

$n$	mod $2^n$					mod $(2^n - 1)$					mod $(2^n + 1)$ <sup>‡</sup>				
	no enc	CSD	CSD/bin	combined	Opt.	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>†</sup>	no enc	CSD <sup>†</sup>	CSD <sup>†</sup> /bin	combined <sup>†</sup>	Opt. <sup>‡</sup>
4	0.683	0.457	0.425	0.425	0.332	0.648	0.515	0.462	0.328	0.328	0.605	0.439	0.401	0.335	0.308
5	0.762	0.516	0.476	0.476	0.333	0.749	0.578	0.521	0.413	0.339	0.717	0.529	0.482	0.413	0.327

no enc: both weights in binary      CSD: independent CSD encoding of weights    †: no re-encoding after EAC    Opt.: Optimal  
CSD/bin: a, CSD; b, either binary or CSD    combined: a, CSD, b, binary,  $b_{\text{CSD}}$ , or  $b'_{\text{CSD}}$     ‡: diminished-1 representation

**Table:** Speedup ( $\times$ ) for a mod-32 channel vs stack size  $S$  and  $sp$

$sp$	$S = 0$			$S = 1$			$S = 2$	$ZS^\dagger$
	Bin.	CSD	Opt.	Bin.	CSD	Opt.	Bin.	
0	1.13	1.32	1.50	1.32	1.65	<b>1.74</b>	1.37	1
0.1	1.23	1.43	1.57	1.43	1.75	<b>1.84</b>	1.53	1.11
0.2	1.34	1.52	1.64	1.55	1.83	<b>1.91</b>	1.72	1.25
0.3	1.45	1.61	1.71	1.68	1.89	<b>1.95</b>	1.85	1.42
0.4	1.57	1.70	1.78	1.79	1.94	<b>1.98</b>	1.94	1.66
0.5	1.67	1.78	1.84	1.89	1.97	<b>1.99</b>	1.98	2

<sup>†</sup>: Zero skipping

**Table:** Hardware complexity (number of gates) of the different encoders

Encoding	mod $2^n$	mod $(2^n - 1)$
CSD	21	29
CSD/bin	50	71
Combined	80	112
Optimal	495	515



# Presentation Outline

- 1 Introduction
- 2 Proposed PE (exploiting bit-level sparsity)
- 3 Overall CNN Architecture**
- 4 Results


## Processing Core

- PEs that share the same weight are grouped together

# Processing Core

- PEs that share the same weight are grouped together
- Since the weight determines their operation, all PEs work in a synchronized manner


- 1 No additional storage elements/scheduling to support the different processing rates of PEs
- 2 Control logic is amortized over 16 PEs



# Processing Core

- PEs that share the same weight are grouped together
- Since the weight determines their operation, all PEs work in a synchronized manner


- 1 No additional storage elements/scheduling to support the different processing rates of PEs
- 2 Control logic is amortized over 16 PEs
- 3 The CSD/optimal encoder is also amortized; its overhead becomes negligible



Core overhead:

- shift-add units
- one additional base extension unit
- larger shift register array
- weight FIFO buffers


# System-level Architecture and Dataflow



- Data is represented in a reduced RNS base of 8 or 12 bits

- 16 RNS Cores


# System-level Architecture and Dataflow



- 16 RNS Cores
- $\mathcal{B} = (5, 7, 31, 32, 33)$

- Data is represented in a reduced RNS base of 8 or 12 bits
- FMEM: stores intermediate layer results in the reduced RNS base, WMEM: stores weights


# System-level Architecture and Dataflow



- 16 RNS Cores
- $\mathcal{B} = (5, 7, 31, 32, 33)$

- Data is represented in a reduced RNS base of 8 or 12 bits
- FMEM: stores intermediate layer results in the reduced RNS base, WMEM: stores weights
- Base Extension: extend data to the full RNS base (22 bits)

# System-level Architecture and Dataflow




- 16 RNS Cores
- $\mathcal{B} = (5, 7, 31, 32, 33)$

- Data is represented in a reduced RNS base of 8 or 12 bits
- FMEM: stores intermediate layer results in the reduced RNS base, WMEM: stores weights
- Base Extension: extend data to the full RNS base (22 bits)
- A 2-D input block is fetched and broadcast to all cores




# System-level Architecture and Dataflow



- 16 RNS Cores
- $\mathcal{B} = (5, 7, 31, 32, 33)$

- Data is represented in a reduced RNS base of 8 or 12 bits
- FMEM: stores intermediate layer results in the reduced RNS base, WMEM: stores weights
- Base Extension: extend data to the full RNS base (22 bits)
- A 2-D input block is fetched and broadcast to all cores
- One Activation/Scaling Unit per two cores

# System-level Architecture and Dataflow



- 16 RNS Cores
- $\mathcal{B} = (5, 7, 31, 32, 33)$

- Data is represented in a reduced RNS base of 8 or 12 bits
- FMEM: stores intermediate layer results in the reduced RNS base, WMEM: stores weights
- Base Extension: extend data to the full RNS base (22 bits)
- A 2-D input block is fetched and broadcast to all cores
- One Activation/Scaling Unit per two cores
- Block Buffer to decouple access to FMEM

# Presentation Outline

- 1 Introduction
- 2 Proposed PE (exploiting bit-level sparsity)
- 3 Overall CNN Architecture
- 4 Results**

# Sparsity and throughput exploration on CNN benchmarks

**Table:** Sparsity of CNN benchmarks and expected speedup

Network (8-bit quant.)	Weight Sparsity (%)	MF-D-S Theoretical Speedup*	MF-D-S Simulation Speedup*	ZS <sup>†</sup>
VGG19	42	1.82×/1.95×	1.79×/1.88×	1.72 ×
ResNet50	12	1.42×/1.77×	1.47×/1.76×	1.13 ×
Yolo3	40	1.80×/1.94×	1.80×/1.88×	1.67 ×
InceptionV3	8	1.40×/1.73×	1.43×/1.73×	1.08 ×
MobileNet	7	1.39×/1.73×	1.41×/1.73×	1.03 ×

\*: In entries of the form  $x/y$ ,  $x$  refers to binary encoding and  $y$  refers to CSD encoding ( $S = 1$ )

# Sparsity and throughput exploration on CNN benchmarks

Table: Sparsity of CNN benchmarks and expected speedup

Network (8-bit quant.)	Weight Sparsity (%)	MF-D-S Theoretical Speedup*	MF-D-S Simulation Speedup*	ZS <sup>†</sup>
VGG19	42	1.82×/1.95×	1.79×/1.88×	1.72 ×
ResNet50	12	1.42×/1.77×	1.47×/1.76×	1.13 ×
Yolo3	40	1.80×/1.94×	1.80×/1.88×	1.67 ×
InceptionV3	8	1.40×/1.73×	1.43×/1.73×	1.08 ×
MobileNet	7	1.39×/1.73×	1.41×/1.73×	1.03 ×

\*: In entries of the form  $x/y$ ,  $x$  refers to binary encoding and  $y$  refers to CSD encoding ( $S = 1$ )

- Proposed method results in 1.73× to 1.88× speedup

# Sparsity and throughput exploration on CNN benchmarks

Table: Sparsity of CNN benchmarks and expected speedup

Network (8-bit quant.)	Weight Sparsity (%)	MF-D-S Theoretical Speedup*	MF-D-S Simulation Speedup*	ZS <sup>†</sup>
VGG19	42	1.82×/1.95×	1.79×/1.88×	1.72 ×
ResNet50	12	1.42×/1.77×	1.47×/1.76×	1.13 ×
Yolo3	40	1.80×/1.94×	1.80×/1.88×	1.67 ×
InceptionV3	8	1.40×/1.73×	1.43×/1.73×	1.08 ×
MobileNet	7	1.39×/1.73×	1.41×/1.73×	1.03 ×

\*: In entries of the form  $x/y$ ,  $x$  refers to binary encoding and  $y$  refers to CSD encoding ( $S = 1$ )

- Proposed method results in 1.73× to 1.88× speedup

## Takeaway

Unlike other sparse processing CNN architectures that rely on zero-skipping and require high sparsity levels to become efficient, the proposed method achieves gains with zero word-level sparsity (exploits bit-level sparsity)

# Single PE comparisons

**Table:** PE comparison for various target clock periods (0.5 V)

$T_{\text{clk}}$ (ns)	Area ( $\mu\text{m}^2$ )				Power ( $\mu\text{W}$ )			
	BNS	RNS	MF-D-S <sup>†</sup>		BNS	RNS	MF-D-S <sup>†</sup>	
			$S = 0$	$S = 1$			$S = 0$	$S = 1$
0.8	-	-	420	592/625	-	-	137	153/158
0.9	-	340	400	580/610	-	107	125	131/140
1.0	-	334	391	571/585	-	93	110	116/130
1.1	350	329	384	556/581	128	84	102	106/112
1.2	336	308	379	542/581	110	74	83	99/103

# Single PE comparisons

**Table:** PE comparison for various target clock periods (0.5 V)

$T_{clk}$ (ns)	Area ( $\mu\text{m}^2$ )				Power ( $\mu\text{W}$ )			
	BNS	RNS	MF-D-S <sup>†</sup>		BNS	RNS	MF-D-S <sup>†</sup>	
			$S=0$	$S=1$			$S=0$	$S=1$
0.8	-	-	420	592/625	-	-	137	153/158
0.9	-	340	400	580/610	-	107	125	131/140
1.0	-	334	391	571/585	-	93	110	116/130
1.1	350	329	384	556/581	128	84	102	106/112
1.2	336	308	379	542/581	110	74	83	99/103

- $1.85\times$  and  $1.54\times$  more energy efficient processing compared to binary and conventional RNS
- The MF-D-S ( $S=1$ ) PE achieves higher energy efficiency gains

$\frac{P_{RNS}}{P_{MF-D-S}} \times \text{speedup}$  as the clock period becomes smaller and sparsity increases.



# Single PE comparisons


**Table:** PE comparison for various target clock periods (0.5 V)

$T_{clk}$ (ns)	Area ( $\mu\text{m}^2$ )				Power ( $\mu\text{W}$ )			
	BNS	RNS	MF-D-S <sup>†</sup>		BNS	RNS	MF-D-S <sup>†</sup>	
			S = 0	S = 1			S = 0	S = 1
0.8	-	-	420	592/625	-	-	137	153/158
0.9	-	340	400	580/610	-	107	125	131/140
1.0	-	334	391	571/585	-	93	110	116/130
1.1	350	329	384	556/581	128	84	102	106/112
1.2	336	308	379	542/581	110	74	83	99/103


- $1.85\times$  and  $1.54\times$  more energy efficient processing compared to binary and conventional RNS
- The MF-D-S (S=1) PE achieves higher energy efficiency gains  

$$\frac{P_{RNS}}{P_{MF-D-S}} \times \text{speedup}$$
as the clock period becomes smaller and sparsity increases.

Energy Efficiency Gains (0.5 V - binary)



Energy Efficiency Gains (0.5 V - CSD)



- CSD encoding can further increase energy efficiency.

# Core-level comparisons

Table: Area and power breakdown of the various components

Units	Components	Area <sup>†</sup> ( $\mu\text{m}^2$ )			Power <sup>†</sup> ( $\mu\text{W}$ )		
		BNS	RNS	MF-D-S	BNS	RNS	MF-D-S
PE		350/277	329/279	556/529	128/220	93/140	120/229
Shift-add Unit		-	-	160/110	-	-	20/25
FMAP Base Ext.		-	250/190	250/190	-	61/86	61/86
Weight Base Ext.		-	107/86	107/86	-	25/36	25/36
ASP Unit	Scaling + ReLU + Pooling	622/600	5761/5450	5761/5450	118/202	384/615	384/615
<b>Core</b>	<b>4×4 PE array + BE (+shift-add unit)</b>	<b>6.27/5.3×10<sup>3</sup></b>	<b>6.30/5.43×10<sup>3</sup></b>	<b>10.35/9.23×10<sup>3</sup></b>	<b>1.98/3.50×10<sup>3</sup></b>	<b>1.63/2.73×10<sup>3</sup></b>	<b>2.04/3.36×10<sup>3</sup></b>

<sup>†</sup>: In entries of the form  $x/y$ ,  $x$  refers to a supply voltage of 0.5 V and  $y$  refers to 0.65 V

# Core-level comparisons

Table: Area and power breakdown of the various components

Units	Components	Area <sup>†</sup> (μm <sup>2</sup> )			Power <sup>†</sup> (μW)		
		BNS	RNS	MF-D-S	BNS	RNS	MF-D-S
PE		350/277	329/279	556/529	128/220	93/140	120/229
Shift-add Unit		-	-	160/110	-	-	20/25
FMAP Base Ext.		-	250/190	250/190	-	61/86	61/86
Weight Base Ext.		-	107/86	107/86	-	25/36	25/36
ASP Unit	Scaling + ReLU + Pooling	622/600	5761/5450	5761/5450	118/202	384/615	384/615
<b>Core</b>	<b>4×4 PE array + BE (+shift-add unit)</b>	<b>6.27/5.3×10<sup>3</sup></b>	<b>6.30/5.43×10<sup>3</sup></b>	<b>10.35/9.23×10<sup>3</sup></b>	<b>1.98/3.50×10<sup>3</sup></b>	<b>1.63/2.73×10<sup>3</sup></b>	<b>2.04/3.36×10<sup>3</sup></b>

<sup>†</sup>: In entries of the form  $x/y$ ,  $x$  refers to a supply voltage of 0.5 V and  $y$  refers to 0.65 V

- Area overhead is completely compensated by the increased processing rate
- Power efficiency can be increased by 31%–54% (57%–85%) depending on the sparsity of the weights, compared to conventional RNS (BNS)

# System-level comparisons

**Table:** Comparisons to state-of-the-art implementations

	Eyerissv2[1]	ISSCC'20[2]	ISSCC'22[3]	RNSDNN[4]	This work RNS	<b>This work MF-D-S</b>
Process	65 nm	7 nm	65 nm	45 nm	22 nm	<b>22 nm</b>
Supply voltage (V)	N/G	0.575–0.825	1	1	0.65	<b>0.65</b>
Frequency	200 MHz	290–880 MHz	400 MHz	1.2 GHz	1 GHz	<b>1 GHz</b>
On-chip Memory (KB)	246	2176	150 KB	N/G	448	<b>448</b>
Bit Precision (FMAP,wgt)	8	8	8	16,8	12,8	<b>12,8</b>
Network	AlexNet	MobileNet-v1	VGG16	VGG16	VGG16	<b>VGG16</b>
Performance (GOPS <sup>†</sup> )	153.6	3604	N/G	134	220	<b>364</b>
Area (10 <sup>6</sup> Gates)	2.69	N/G	N/G	2.18	4.74	<b>5.25</b>
Area (mm <sup>2</sup> )	N/G	3.04	4.47	N/G	0.94	<b>1.04</b>
Area Eff. (GOPS <sup>†</sup> /10 <sup>6</sup> Gates)	57.1	N/G	N/G	62	46.4	<b>69.3</b>
Power Eff. (TOPS <sup>†</sup> /W)	0.253 - 0.962 <sup>‡</sup>	3.28 - 6.66 <sup>‡</sup>	1.82	0.223	1.74/2.36*	<b>1.98/3.12*</b>

\*: full system/on-chip power cons.

<sup>†</sup>1 OP = 1 MAC

<sup>‡</sup>: for dense - sparse network N/G: not given

# System-level comparisons

**Table:** Comparisons to state-of-the-art implementations

	Eyerissv2[1]	ISSCC'20[2]	ISSCC'22[3]	RNSDNN[4]	This work RNS	This work MF-D-S
Process	65 nm	7 nm	65 nm	45 nm	22 nm	<b>22 nm</b>
Supply voltage (V)	N/G	0.575–0.825	1	1	0.65	<b>0.65</b>
Frequency	200 MHz	290–880 MHz	400 MHz	1.2 GHz	1 GHz	<b>1 GHz</b>
On-chip Memory (KB)	246	2176	150 KB	N/G	448	<b>448</b>
Bit Precision (FMAP,wgt)	8	8	8	16,8	12,8	<b>12,8</b>
Network	AlexNet	MobileNet-v1	VGG16	VGG16	VGG16	<b>VGG16</b>
Performance (GOPS <sup>†</sup> )	153.6	3604	N/G	134	220	<b>364</b>
Area (10 <sup>6</sup> Gates)	2.69	N/G	N/G	2.18	4.74	<b>5.25</b>
Area (mm <sup>2</sup> )	N/G	3.04	4.47	N/G	0.94	<b>1.04</b>
Area Eff.(GOPS <sup>†</sup> /10 <sup>6</sup> Gates)	57.1	N/G	N/G	62	46.4	<b>69.3</b>
Power Eff. (TOPS <sup>†</sup> /W)	0.253 - 0.962 <sup>‡</sup>	3.28 - 6.66 <sup>‡</sup>	1.82	0.223	1.74/2.36*	<b>1.98/3.12*</b>

\*: full system/on-chip power cons.

<sup>†</sup>1 OP = 1 MAC

<sup>‡</sup>: for dense - sparse network N/G: not given

- 32% energy efficiency increase compared to RNS Counterpart
- 8.87× more energy efficient than state-of-the-art RNS CNN accelerator

# System-level comparisons

**Table:** Comparisons to state-of-the-art implementations

	Eyerissv2[1]	ISSCC'20[2]	ISSCC'22[3]	RNSDNN[4]	This work RNS	This work MF-D-S
Process	65 nm	7 nm	65 nm	45 nm	22 nm	<b>22 nm</b>
Supply voltage (V)	N/G	0.575–0.825	1	1	0.65	<b>0.65</b>
Frequency	200 MHz	290–880 MHz	400 MHz	1.2 GHz	1 GHz	<b>1 GHz</b>
On-chip Memory (KB)	246	2176	150 KB	N/G	448	<b>448</b>
Bit Precision (FMAP,wgt)	8	8	8	16,8	12,8	<b>12,8</b>
Network	AlexNet	MobileNet-v1	VGG16	VGG16	VGG16	<b>VGG16</b>
Performance (GOPS <sup>†</sup> )	153.6	3604	N/G	134	220	<b>364</b>
Area (10 <sup>6</sup> Gates)	2.69	N/G	N/G	2.18	4.74	<b>5.25</b>
Area (mm <sup>2</sup> )	N/G	3.04	4.47	N/G	0.94	<b>1.04</b>
Area Eff.(GOPS <sup>†</sup> /10 <sup>6</sup> Gates)	57.1	N/G	N/G	62	46.4	<b>69.3</b>
Power Eff. (TOPS <sup>†</sup> /W)	0.253 - 0.962 <sup>‡</sup>	3.28 - 6.66 <sup>‡</sup>	1.82	0.223	1.74/2.36*	<b>1.98/3.12*</b>

\*: full system/on-chip power cons.

<sup>†</sup>1 OP = 1 MAC

<sup>‡</sup>: for dense - sparse network N/G: not given

- 32% energy efficiency increase compared to RNS Counterpart
- 8.87× more energy efficient than state-of-the-art RNS CNN accelerator
- 2.05× more energy efficient than sparse version of Eyeriss

## References



Y.-H. Chen, T.-J. Yang, J. Emer, and V. Sze, "Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 9, no. 2, pp. 292–308, 2019.



C.-H. Lin, C.-C. Cheng, Y.-M. Tsai, S.-J. Hung, Y.-T. Kuo, P. H. Wang, P.-K. Tsung, J.-Y. Hsu, W.-C. Lai, C.-H. Liu, S.-Y. Wang, C.-H. Kuo, C.-Y. Chang, M.-H. Lee, T.-Y. Lin, and C.-C. Chen, "7.1 a 3.4-to-13.3tops/w 3.6tops dual-core deep-learning accelerator for versatile ai applications in 7nm 5g smartphone soc," in *2020 IEEE International Solid- State Circuits Conference - (ISSCC)*, 2020, pp. 134–136.



Y. Ju and J. Gu, "A 65nm systolic neural cpu processor for combined deep learning and general-purpose computing with 95locality and enhanced end-to-end performance," in *2022 IEEE International Solid- State Circuits Conference (ISSCC)*, vol. 65, 2022, pp. 1–3.



N. Samimi, M. Kamal, A. Afzali-Kusha, and M. Pedram, "Res-DNN: A Residue Number System-Based DNN Accelerator Unit," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 2, pp. 658–671, 2020.

# Q & A

**Thank you!**